107

Lint Jobs

Senior Engineer - ASIC Development Engineering (RTL Design 1 to 3 years)

Permanent Job

Bengaluru / Bangalore ,

India

3-5 years

Dc Verilog/SV UFS Spyglass Lint/CDC checks RTL IP Digital Design clock domain crossing designs Axi Synthesis ASIC NAND Flash subsystems UPF flow AHB low power design methodology Noc Usb SAS Arm Processor Pcie Perl Sata Python Tcl

4 days ago

Wireless R&D RTL Senior Design Engineer

Permanent Job

Bengaluru / Bangalore ,

India

1-4 years

Rtl Design systemverilog Interpersonal Skills cdc Critical Thinking Sta VHDL LINT Problem-solving communication Low Power high-speed design Synthesis multi-clock designs Debugging Verilog

4 days ago

Senior/Staff/Senior Staff/Principal - Performance Modelling Engineer

Permanent Job

Noida ,

India

5-15 years

multi-core SoC cdc FE methodologies CHI UVM methodology Simulation system modes RDC Security assertions power management LPDDR constrained random methodologies waveform viewers directed Microcontroller interconnects Metric Driven Verification Rom formal verification methodologies Axi LINT Microprocessor DDR4 AHB Ram C clocking Shell Verilog Debugging Flash System Verilog Python C++ Peripherals Perl Ddr3 Tcl

a day ago

Senior Digital Design Engineer

Permanent Job

Bengaluru / Bangalore ,

India

4-8 years

LINT systemverilog Design Verification cdc Logic Synthesis processor Stream protocols AHB formal equivalence APB Dft Axi power analysis Verilog Static timing analysis Dsp Soc Architecture

5 days ago

Digital Design Engineer

Permanent Job

Bengaluru / Bangalore ,

India

2-4 years

LINT systemverilog Design Verification cdc Logic Synthesis processor Stream protocols DSP fundamentals AHB formal equivalence APB Dft Axi power analysis Verilog Static timing analysis Soc Architecture

5 days ago

Principal Digital Design Engineer

Permanent Job

Bengaluru / Bangalore ,

India

5-12 years

LINT systemverilog Design Verification cdc Logic Synthesis processor Stream protocols AHB formal equivalence APB Dft Axi power analysis Verilog Static timing analysis Dsp Soc Architecture

2 days ago

ASIC Design Engineer

Permanent Job

Bengaluru / Bangalore ,

India

4-6 years

LINT cdc Vlsi Ai RTL UCIe UPF Sd BT RDC HBM CXL WiFi Usb Soc DDR Pcie

4 days ago

Principal Digital Design Engineer

Permanent Job

Bengaluru / Bangalore ,

India

5-12 years

LINT power analysis cdc processor formal equivalence Display Port Stream protocols systemverilog eMMC Sd MIPI Dft Axi APB D2D HDMI AHB Dsp Soc Architecture DDR Pcie Verilog Ethernet

a day ago

Digital Design Engineer

Permanent Job

Bengaluru / Bangalore ,

India

2-4 years

2050000 - 2743000 INR

LINT power analysis cdc formal equivalence Display Port systemverilog eMMC Sd MIPI Dft Axi APB D2D HDMI AHB Dsp DDR Pcie Verilog Ethernet

5 days ago

Principal Digital Design Engineer

Permanent Job

Bengaluru / Bangalore ,

India

5-12 years

LINT power analysis cdc processor formal equivalence Display Port Stream protocols systemverilog eMMC Sd MIPI Dft Axi APB D2D HDMI AHB Dsp Soc Architecture DDR Pcie Verilog Ethernet

a day ago

RTL Design Engineer

Permanent Job

Bengaluru / Bangalore ,

India

3-5 years

1950000 - 2700000 INR

cdc clock-generation Problem-solving VHDL RDC Synthesis constraint development audio serial interfaces Digital Circuits Interrupts Memory Architecture registers map LINT audio signal chain Fpga perl Spi Verilog Debugging I2c System Verilog Dsp python Shell

6 days ago

Digital Design Engineer

Permanent Job

Bengaluru / Bangalore ,

India

3-5 years

cdc Simulation Tools Digital Design RTL micro architectures development Electrical Engineering Problem-solving Presentation VHDL RDC ASI/TDM RTL Coding communication Synthesis constraint development Memory Architecture digital timing analysis Teamwork LINT audio signal chain Fpga Verilog Debugging I2c System Verilog Scripting

3 days ago

RTL Design Engineer

Permanent Job

Bengaluru / Bangalore ,

India

4-8 years

UVM (Universal Verification Methodology) Clock Domain Crossing (CDC) analysis formal verification techniques systemverilog Rtl Design VHDL Cadence Lint EDA Tools Verification RTL lint tools Synopsys Lint Communication Skills Verilog Python Tcl

3 days ago

Principal Design Engineer

Permanent Job

Bengaluru / Bangalore ,

India

8-10 years

LINT cdc VHDL ASIC RDC Design for Debug RTL Fpga Verilog Arm

3 days ago

MTS Silicon Design Engineer

Permanent Job

India

6-10 years

reset LINT UPF cdc micro-architecture VHDL SOC design AHB Video padring pinmuxing low power design architecture Axi Verilog clocking Noc Pcie Integration

6 days ago

Digital Designer

Permanent Job

Bengaluru / Bangalore ,

India

7-8 years

Synthesis cdc Signal Processing constraint development Audio designs signal chain systemverilog ASIC RDC ASI/TDM LINT micro-architecture Verilog I2c

10 days ago

Laundry Associate

Permanent Job

Raipur ,

India

Fresher

stooping Repair confined records Tools company assets uniform uneven Laundry Productivity dry cleaning Procedures spot treatment service ramps G.E.D. equivalent slippery surfaces proprietary information extended period of time Cleaning positive working relationships Manager Team certifications washing Security Policies unsafe work conditions high school diploma Machines Supervisory Experience pulling drying machinery Dryers discard injuries STAIRS license elevated spaces Folding Machine Education Safety quality expectations twisting rewash narrow Chemicals debris sloping organizational efficiency overhead Equipment cleanliness linen carts accidents cost-savings entire work shift Certification Standards Supervisors fold Fabrics Safety Training bending LINT defects personal appearance below the knees Related Work Experience Objects

10 days ago

RTL Design ENGINEER

Permanent Job

Bengaluru / Bangalore ,

India

0-2 years

cdc Sub-system RTL Integration SYTHESIS UCIE UPF micro architecture ASIC VHDL Register roll up Rtl Design SDC understanding LINT DDR protocol LEC Axi AMBA Fabric Scripting Verilog perl Soc Shell Verilog Sata Noc python Coding clocking Ruby Constraints Pcie

13 days ago

Principal Digital Design Engineer

Permanent Job

Bengaluru / Bangalore ,

India

5-12 years

LINT systemverilog Design Verification cdc Logic Synthesis processor Stream protocols AHB formal equivalence APB Dft Axi power analysis Verilog Static timing analysis Dsp Soc Architecture

9 days ago

ASIC Digital Design, Principal Engineer

Permanent Job

Bengaluru / Bangalore ,

India

10-12 years

high-speed serial interface protocols Debug Silicon debugs/FPGA-based prototyping CDC/RDC/Lint clean analysis DFT insertion customer interactions verification coverage Rtl Design Timing Constraints timing constraints development DFT & Silicon debug cross-team collaborations Verilog RTL design

13 days ago

Senior Manager - Digital Design development / Verification

Permanent Job

Hyderabad / Secunderabad, Telangana ,

India

5-10 years

LINT cdc high-speed interfaces CPU & IP integration processors RISC-V multiple clock domains power and clock management designs Rtl Design Synthesis BT formal verification static/dynamic clock gating STA Timing Closure low power design methodologies detailed documentation asynchronous interfaces SDIO Design Reviews power gating i2s ARM processors peripheral interfaces dynamic voltage and frequency scaling design signoff flows Mobile DDR Quad/Octa-SPI 15.4 WiFi cross-functional dependencies Pcie Verilog wireless protocols I2c System Verilog Usb Pwm Uart Can Constraints System Architecture Ethernet Ble

11 days ago

Senior Digital Design Engineer

Permanent Job

Bengaluru / Bangalore ,

India

3-5 years

RTL Simulation Tools Teamwork cdc Memory Architecture audio signal chain VHDL Presentation LINT Problem-solving communication digital timing analysis RDC ASI/TDM Fpga Debugging Verilog System Verilog I2c

12 days ago

Digital Design Engineer

Permanent Job

Bengaluru / Bangalore ,

India

3-5 years

RTL Simulation Tools Teamwork cdc Memory Architecture audio signal chain VHDL Presentation LINT Problem-solving communication digital timing analysis RDC ASI/TDM Fpga perl Debugging Verilog Shell System Verilog I2c python

11 days ago

Core Mobile - Engineer (FE Developer) - Android

Permanent Job

Pune ,

India

13-15 years

SSL pinning AppCenter Facade Clean Architecture Factory Keystore Analytics Jetpack Compose Observer rxKotlin DexGuard Man in the Middle Attack Prevention ProGuard LINT Decorator MVVM Teamcity Artifactory Rxjava Solid Principles Dependency Injection Encryption Adapter Java Sonarqube Veracode Kotlin Singleton Gradle Retrofit Dagger Rest Apis

9 days ago

Staff Engineer - DV

Permanent Job

Noida ,

India

5-7 years

multi-core SoC cdc FE methodologies UVM methodology Simulation Flash memory subsystems Microprocessor architecture system modes RDC Security NIC/FlexNOC interconnect assertions power management VPU C/C++ LPDDR/DDR3/4 waveform viewers Microcontroller Debug Metric Driven Verification directed and constrained random methodologies Rom formal verification methodologies LINT AHB/AXI/CHI Ram High Speed Peripherals Gpu clocking DDR Shell Pcie Verilog Flash System Verilog Python Perl Ethernet Tcl

11 days ago

Home

lint Jobs

Top Industry

Job Category

Lint Jobs

Senior Engineer - ASIC Development Engineering (RTL Design 1 to 3 years)

Wireless R&D RTL Senior Design Engineer

Senior/Staff/Senior Staff/Principal - Performance Modelling Engineer

Senior Digital Design Engineer

Digital Design Engineer

Principal Digital Design Engineer

ASIC Design Engineer

Principal Digital Design Engineer

Digital Design Engineer

Principal Digital Design Engineer

RTL Design Engineer

Digital Design Engineer

RTL Design Engineer

Principal Design Engineer

MTS Silicon Design Engineer

Digital Designer

Laundry Associate

RTL Design ENGINEER

Principal Digital Design Engineer

ASIC Digital Design, Principal Engineer

Senior Manager - Digital Design development / Verification

Senior Digital Design Engineer

Digital Design Engineer

Core Mobile - Engineer (FE Developer) - Android

Staff Engineer - DV