Sr. Silicon Design Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

AMD together we advance_

SENIOR SILICON DESIGN ENGINEER

THE ROLE:

AMD's Wired IP Solutions Group brings to life exciting next-generation designs supporting networking, cryptography, and AI. As a member of our applications team, you will work closely with architecture, IP design, physical design, and product engineers to bring our products to market and enable customer success.

THE PERSON:

You have a passion for digital hardware design (including ASIC and FPGA), system architecture, design verification, and troubleshooting in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites and time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

KEY RESPONSIBILITIES:

• Collaborate with peers such as design engineers, verification engineers, and firmware / validation engineers to understand features/= and support requirements
• Understand the design requirements, micro architecture and systems architecture of our team's IP and systems solutions
• Debug test failures to determine the root cause work with verification and firmware engineers to resolve design defects and correct any design issues
• Take on customer issues and work toward resolution and customer success

PREFERRED EXPERIENCE:

• B.E/M.E/M.Tech or B.S/M.S in EE/ECE with at least 5+ years of relevant experience in IP design
• Candidate should be having strong RTL design experience
• Knowledge of Ethernet protocols and IEEE 802.3 standards such as MAC/PCS/PMA, PTP (IEEE 1588), Pause/flow control, FEC, Time-Sensitive Networking, and AN/LT, for speeds from 1GE up to 800GE and beyond
• Knowledge of high-speed serial transceivers and how to interface to them
• Domain knowledge of interfaces such as AXI streaming, AXI4-Lite, and other connectivity protocols
• Having System level knowledge / designing IP at system level will be a definite plus
• Knowledge of FPGA architecture and working experience with Xilinx Implementation tools such as Vivado is an added advantage
• Self-driven, motivated, result oriented individual with superior academic achievements
• Excellent interpersonal, written, group communication and problem-solving skills and very good team player
• Good organizational and execution skills with ability to multi-task and prioritize and able to work on deadlines with quality deliverables
• Should have experience in closing timing in the designs
• Proficient in debugging the RTL code using simulation tools
• Good working knowledge of Verilog, System Verilog and VHDL
• Scripting language experience: Perl, tcl, Makefile, shell preferred

ACADEMIC CREDENTIALS:

• Bachelors or Masters degree in Computer / Electronics / Electrical Engineering

#LI-NS2

Benefits offered are described: .

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants needs under the respective laws throughout all stages of the recruitment and selection process.