Job Title: Design Verification Engineer
Experience: 5+ Years
Location: Bangalore/Bhubaneswar
Responsibilities
- Develop and execute verification plans for complex RTL designs.
- Perform functional and performance verification of design blocks.
- Collaborate with cross-functional teams to ensure successful IP component integration.
- Contribute to enhancing verification methodologies and best practices.
Qualifications
- Bachelor's or master's degree in electrical engineering/Electronics & Communication Engineering or related field.
Primary Requirements
- Minimum of 5+ years of experience in RTL design verification.
- Proficiency in Verilog/System Verilog and experience with industry-standard verification methodologies (OVM/UVM).
- Strong understanding of ASIC design flow and verification techniques.
- Excellent problem-solving and debugging skills.
Secondary Requirements
- Experience with formal verification tools and methodologies.
- Familiarity with scripting languages (e.g., Python, Perl) for automation tasks.
- Knowledge of industry-standard protocols and interfaces (e.g., PCIe, AXI, AHB).
Benefits
- Opportunities for professional growth and career advancement.
- Vibrant and inclusive work culture that values collaboration and innovation.
Ready to Join Us
If you're ready to take your career to the next level and contribute to groundbreaking projects, we want to hear from you!
Please submit your resume/CV to
[Confidential Information]
Skills: design,verilog,universal verification methodology (uvm),systemverilog,ip,verification and validation (v&v)
