Search by job, company or skills

Synopsys Inc

ASIC Digital Design, Architect

Early Applicant
  • a month ago
  • Be among the first 50 applicants

Semiconductor Manufacturing

Job Description

Job Description The candidate will be part of the DesignWare IP Verification R&D team at Synopsys. Person will be expected to specify, design/architect and implement state-of-the-art Verification environments for the DesignWare family of synthesizable cores and perform Verification tasks for the IP cores.

Person will work closely with RTL designers and be part of a global team of professional Verification Engineers. Will be working on the next generation connectivity protocols for Commercial, Enterprise and Automotive applications Job role will have a combination of Test planning, Test environment coding both at unit level and system level, Test case coding, debugging, FC coding and testing, meeting quality metric goals and regression management.

Requirements: Must have BSEE in EE with 20+ years of relevant experience or MSEE with 15+ years of relevant experience in the following areas:

  • Must have prior experience in architecting verification environments for complex serial protocols.
  • Must have experience in developing HVL (System Verilog) based test environments, developing, and implementing test plans, implementing, and extracting verification metrics such as functional coverage.
  • Must have exceptional HVL coding skills for Verification and be hands-on with one or more Industry standard simulators such as VCS, NC, MTI used in Verification and waveform based debugging tools.
  • Must be very proficient in verification methodologies such as VMM/OVM/UVM/ is required.
  • Exposure to Formal verification methodologies is highly desirable.
  • Knowledge of one or more of protocols: MIPI-I3C/UFS/Unipro, AMBA (AMBA2, AXI), SD/eMMC, Ethernet, DDR, PCIe, USB
  • Familiarity with HDLs such as Verilog and scripting languages such as Perl, TCL, Python is highly desired.
  • Exposure to IP design and verification processes including VIP development is highly desirable..
  • There will be exceptional focus on functional coverage-guided methodology. So, the corresponding mindset is a must.
  • It is essential that the person has good written and oral communication skills and can demonstrate good testing, debug and problem-solving skills and show high levels of initiative.

More Info

Date Posted: 08/10/2024

Job ID: 95437123

Report Job

About Company

Hi , want to stand out? Get your resume crafted by experts.

Similar Jobs

ASIC Digital Design Engr Sr I

Synopsys IncCompany Name Confidential

ASIC Digital Design Staff Engineer

SynopsysCompany Name Confidential
Last Updated: 27-11-2024 06:41:36 PM
Home Jobs in Bengaluru / Bangalore ASIC Digital Design, Architect